

Scalability Revisited: 100 nm PD-SOI Transistors and Implications for 50 nm Devices

K. Mistry, T. Ghani, M. Armstrong, S. Tyagi, P. Packan*,
S. Thompson, S. Yu*, and M. Bohr

Portland Technology Development / *TCAD

Intel Corporation

Outline

- Introduction
- 0.18 μ m transistor results
- 0.18 μ m ring oscillator results
- 0.18 μ m SOI summary
- Scaling trends
- Implications for 0.10 μ m generation
- Conclusions

Introduction

- Partially Depleted SOI CMOS is receiving attention due to its performance advantages over bulk CMOS
 - Minimal area junction capacitance
 - Floating Body (Gate-Body coupling effect)
 - Absence of body effect in stack circuits
- What is the SOI performance gain for the 0.18 μm generation?
- How does SOI performance gain scale to the 0.10 μm generation?

Experiment

- Compare performance of SOI and bulk CMOS devices in Intel's 0.18 μ m technology*
- SOI devices fabricated on SIMOX wafers with final silicon layer and buried oxide thickness of 190 nm
- SOI devices optimized for high performance at matched off current



* Yang et al., IEDM 1998

Outline

- Introduction
- **0.18 μ m transistor results**
- 0.18 μ m ring oscillator results
- 0.18 μ m SOI summary
- Scaling trends
- Implications for 0.10 μ m generation
- Conclusions



Matched Off Current for NMOS

- I_{OFF} and saturated V_T matched at 100 nm gate length
 - SOI requires 40-50mV higher linear V_T due to floating body




Matched Off Current for PMOS

- I_{OFF} and saturated V_T matched at 110 nm gate length
 - SOI requires 20-30mV higher linear V_T due to floating body




NMOS I_{ON} vs. I_{OFF}

- Record 0.18 μ m generation SOI with 15% higher NMOS I_{DSAT}
- SOI I_{DSAT} 9% lower than bulk, of which 6% is self heat





PMOS I_{ON} vs. I_{OFF}

- Record 0.18 μ m generation SOI with 10% higher PMOS I_{DSAT}



Transistor I-V Characteristics

- Well-behaved SOI device characteristics
 - Self-Heat: NMOS shows ~6% higher I_{DSAT} with pulsed I-V



Transistor Parameter Summary

		Bulk		SOI	
		<u>NMOS</u>	<u>PMOS</u>	<u>NMOS</u>	<u>PMOS</u>
V_{DD}	(V)	1.5	1.5	1.5	1.5
L_{GATE}	(nm)	100	110	100	110
$T_{OX,E}$	(nm)	3	3	3	3
V_T (lin)	(mV)	420	-320	460	-350
V_T (sat)	(mV)	280	-140	270	-140
I_{DSAT}	($\mu A/\mu m$)	1000	490	910/970*	490
I_{OFF}	(nA/ μm)	5	30	5	30


*SOI I_{DSAT} pulsed I-V

Outline

- Introduction
- 0.18 μ m transistor results
- **0.18 μ m ring oscillator results**
- 0.18 μ m SOI summary
- Scaling trends
- Implications for 0.10 μ m generation
- Conclusions


Ring Oscillator: Fanout=1

- 7.4pS SOI delay equals the best reported for 0.18 μ m
- SOI 16% faster than bulk
 - 5% G-B coupling
 - 11% Jn. Cap.
- Others have reported 25% gain
 - Jn. Cap. is lower for our bulk



Ring Oscillator: Fanout=4

- Larger Fanout more representative of products
- SOI 8% faster than bulk
 - 5% G-B coupling
 - 3% Jn. Cap.



Outline

- Introduction
- 0.18 μ m transistor results
- 0.18 μ m ring oscillator results
- **0.18 μ m SOI summary**
- Scaling trends
- Implications for 0.10 μ m generation
- Conclusions

0.18 μ m SOI Summary

- Our 0.18 μ m generation SOI transistors are the best reported
- SOI I_{DSAT} is 10-15% better than best reported at equivalent I_{OFF}
- Inverter delay of 7.4 ps at 100 nm L_{GATE} equals the best reported

Outline



- Introduction
- 0.18 μ m transistor results
- 0.18 μ m ring oscillator results
- 0.18 μ m SOI summary
- **Scaling trends**
- Implications for 0.10 μ m generation
- Conclusions

How Does SOI Performance Scale?

- SOI performance gain over bulk stems from 3 factors
 - Minimal area junction capacitance
 - Floating Body \Rightarrow G-B coupling **BUT also History Effect**
 - Absence of body effect in stack circuits
- How do these effects scale to the 0.10 μ m technology generation?
 - Each of these benefits is diminishing with scaling


Scaling Trend: Junction Capacitance

- Role of junction area capacitance reduces with scaling
 - Junction capacitance decreases as λ^2 while gate capacitance decreases as λ





Scaling Trend: History Effect

- Floating body helps SOI performance due to G-B coupling
- However, FB hurts SOI due to history effect
 - V_T of SOI transistor depends on the switching history
 - Bigger effect when $(V_G - V_T)$ is smaller
- Needs to be treated as frequency guardband at product test




Scaling Trend: Body Effect

- Body Effect reduces performance of stack circuits for bulk CMOS
- SOI does not suffer from this problem since body floats close to source
- Improved SOI delay for stacks:
 - Lower jn. cap.
 - Elimination of the body effect



Scaling Trend: Body Effect

- BUT, body effect in bulk is diminishing as I_{OFF} is increased
- Relative gain for SOI diminished as body effect in bulk CMOS reduces



Outline

- Introduction
- 0.18 μ m transistor results
- 0.18 μ m ring oscillator results
- 0.18 μ m SOI summary
- Scaling trends
- **Implications for 0.10 μ m generation**
- Conclusions

Implications for 0.10 μ m Technology

- All 3 elements of SOI performance diminish with scaling
 - Gain for 0.10 μ m node: 3-10% depending on history guardband

	<u>0.18μm</u>	<u>0.13μm</u>	<u>0.10μm</u>
F.O.=1 Inverter	16%	13%	11%
F.O.=4 Inverter	8%	7%	6%
3-Input NAND	20%	17%	14%
Average	15%	12%	10%
History Guardband	-5%	-6%	- 7%
NET	10%	6%	3%

Analysis ignores interconnect load, which reduces SOI gain further

Conclusions

- Record performance 0.18 μ m generation SOI transistors are reported
 - I_{DSAT} 10-15% better than best reported
 - Inverter delay equal to best reported
- However, SOI performance gain is significantly diminished for the 0.1 μ m generation due to
 - reduced impact of junction area capacitance
 - increased SOI history effect
 - reduced body effect in stacks for bulk CMOS